

Notice of References Cited		Application/Control No.	Applicant(s)/Patent Under Reexamination 09/888,474 AMATANGELO ET AL.	
		Examiner	Art Unit Ayal I Sharon	2123 Page 1 of 1

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-6,654,937	11-2003	Amatangelo et al.	716/6
	B	US-6,158,022	12-2000	Avidan, Jacob	714/33
	C	US-6,023,568	02-2000	Segal, Russell B.	716/6
	D	US-			
	E	US-			
	F	US-			
	G	US-			
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Fassnacht, U., Schietke, J. "Timing Analysis and Optimization of a High-Performance CMOSprocessor Chipset." Proc. Design, Automation and Test in Europe, 1998. Feb. 26, 1998. pp.325-331.
	V	Venkatesh, S.V., Palermo, R. et al. "Timing Abstraction of Intellectual Property Blocks." Proc. of the IEEE 1997, Custom Integrated Circuits Conf. May 8, 1997. pp.99-102.
	W	Foltin, M. et al. "Efficient Stimulus Independent Timing Abstraction Model Based on a Concept of Circuit Block Transparency." Proc. of the 39th Conf. on Design Automation. June 14, 2002. pp.158-163.
	X	

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.